Abstract-In the standard MOSFET description of the drain current ID as a function of applied gate voltage VGS, the subthreshold swing SS(T ) ≡ dVGS/d log ID has a fundamental lower limit as a function of temperature T given by SS(T ) = ln 10 kBT /e. However, recent low-temperature studies of different advanced CMOS technologies have reported SS(4 K or lower) values that are at least an order of magnitude larger.
Here, we present and analyze the saturation of SS(T ) in 28 nm fully-depleted silicon-on-insulator (FD-SOI) devices for both n-and p-type MOSFETs of different gate oxide thicknesses and gate lengths down to 4 K. Until now, the increase of interface-trap density close to the band edge as temperature decreases has been put forward to understand the saturation. Here, an original explanation of the phenomenon is presented by considering a disorder-induced tail in the density of states at the conduction (valence) band edge for the calculation of the MOS channel transport by applying Fermi-Dirac statistics. This results in a subthreshold ID ∼ e eV GS /k B T 0 for T0 = 35 K with saturation value SS(T < T0) = ln 10 kBT0/e. The proposed model adequately describes the experimental data of SS(T ) from 300 down to 4 K using kBT0 3 meV for the width of the exponential tail and can also accurately describe SS(ID) within the whole subthreshold region. Our analysis allows a direct determination of the technology-dependent band-tail extension forming a crucial element in future compact modeling and design of cryogenic circuits.
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I. INTRODUCTION
The development of electronic circuits at cryogenic temperatures (4 K or even lower) has great importance for a large spectrum of applications such as high-performance classical computing, cryogenic sensors and detectors, space electronics, low power neuromorphic circuits, and quantum computing [1] - [4] . The nowadays progress in the realization of quantum bit (qubit) systems at low temperatures has proven the necessity of having nearby cryogenic electronics to enable fast and efficiently-controlled manipulation and read-out of a large number of qubits [1] , [5] , [6] . In this respect, the recent demonstrations of silicon qubits could be combined with stateof-the-art CMOS electronics [7] - [9] .
The 28nm fully-depleted silicon-on-insulator (FD-SOI) MOSFETs with undoped channel have numerous advantages for low-temperature applications compared to Si bulk transistors, such as the reduced impact of dopant freeze-out, reduced variability, tuning of threshold voltage thanks to back-biasing, higher mobility, and quasi-ideal electrostatic control [10] , [11] .
The present study focuses on the exponential gate-voltage (V GS ) dependence of the subthreshold drain current I D of a MOSFET as a function of the temperature T captured by the subthreshold swing SS(T ) ≡ dV GS /d log I D = m ln 10 k B T /e [12] (SS(300 K) = 60 mV/dec for m = 1), where k B is the Boltzmann constant and e the absolute elementary charge. The factor m = (C ox + C it )/C ox ≥ 1 takes into account the capacitance of the interface traps C it with respect to the geometric gate capacitance C ox (in our case of FD-SOI, the depletion capacitance can be neglected). The very small value of SS in the (sub)K-range results in an ideal I D (V GS ) switch leading to a high on/off current ratio and low power dissipation in the stand-by regime.
Cryogenic investigations of SS(T ) in advanced CMOS devices reveal at least one order of magnitude larger values at 4 K compared with the expected value SS(4K) = 0.79 mV/dec for m = 1. For bulk MOSFETs, typical values for SS(4 K) range from 30 to 10 mV/dec [3] , [4] , [13] , [14] . Even though an effective operation of different SOI technologies at cryogenic temperature has been demonstrated, the reported SS values turned out to be as high as 7 mV/dec at 4K [15] - [18] , even at sub-1K temperatures [19] .
Common explanations correlate the SS(T ) dependence in bulk Si transistors to an important increase of the density of interface traps D it close to the band edges [20] . Similarly, for planar SOI devices, the increase of D it has been demonstrated to extend more than 100 meV inside the band gap using the spectroscopic charge-pumping technique [21] . However, especially at the lowest temperatures, analyzing the saturation with a strongly temperature dependent increase of m via C it = e 2 D it leads to an estimate of unrealistic D it values that are even larger than the silicon density of states of free carriers [19] . More recently, a constant contribution to SS(T ) has been derived at 4 K by modeling the thermal occupation of the interface-trap distribution [17] , [22] - [24] which needs temperature-specific modeling for an application to all temperatures.
In order to explain the cryogenic saturation of SS, we propose a new approach introducing a disorder-induced exponential tail in the density of states (DOS) for the calculation of the subthreshold charge-carrier transport. The model is validated on the experimental data of long-and short-channel MOSFETs with different oxide thicknesses in terms of both SS(T ) and SS(I D ) dependences from 300 K down to 4.3 K.
II. EXPERIMENT
Thin (GO1) and thick (GO2) gate oxide low-thresholdvoltage (LVT) FD-SOI transistors were fabricated with a gatefirst high-κ metal gate by STMicroelectronics on 300 mm (100) SOI wafers with a buried oxide thickness of 25nm [11] , [25] . The equivalent oxide thickness (EOT) is 1.55 nm for GO1 and 3.7 nm for GO2. The 7 nm-thick channel is undoped.
Both n-type and p-type long-channel GO2 (gate length L = 0.15, 2 µm and width W = 2 µm) and n-type shortchannel GO1 (L = 28, 34 nm and W = 80, 210 nm) transistors were investigated. P-type short-channel devices couldn't be analyzed for the SS(T )-dependence because of oscillatory variations in SS(I D ) below threshold at cryogenic temperatures. This results from the enhanced boron diffusion from the source/drain regions affecting subthreshold current at low V DS (see [18] , [26] ).
The transistors cleaved from a wafer were mounted to the sample holder of a cryogenic probe station equipped with 4 adjustable contact needles connected to Source/Measurement Units. Then, they were cooled down under continuous He flow with temperature regulation between 4 and 300 K. The data acquisition was done using a parameter analyzer (HP 4155A). Fig. 1a shows I D (V GS ) at temperatures between 300 and 4.3 K for the n-type long-and short-channel devices at |V DS | = 50 mV and back-gate voltage V BACK = 0 V. Both cases reveal a classical, oscillation-free I D (V GS ) down to the lowest temperatures. The saturation of SS(T ) below about 40 K can be clearly seen from the SS(I D ) data as illustrated in Fig. 1b . The same trend holds for p-type long-channel and n-type short-channel devices.
In Fig. 1c , SS(T ) from 300 K down to roughly 40 K follows the expected dependence m 1,2 ln 10 k B T /e with m 1 = 1.14 for the long devices and m 2 = 1.23 for the short device. The slightly higher SS (described by m 1 = 1.14) for the long devices is explained by the presence of interface traps (C it ), and the larger m 2 = 1.23 follows from additional electrostatic short-channel effects [27] . SS(4.3 K) saturates at 7.3 mV/dec for n-type long-channel, 7.4 mV/dec for p-type long-channel, and 7.7 mV/dec for n-type short-channel.
III. MODEL DESCRIPTION AND DISCUSSION
The diffusive subthreshold transport is proportional to the density n of the mobile charge carriers in the channel assuming a constant diffusion constant (mobility) [12] . Using the FermiDirac statistics for the occupation of electron states [27] , [28] , here for the n-type case, n can be expressed as a function of the semiconductor potential Ψ s via
with the Fermi function f (E) = 1/(e (E−E F )/k B T + 1) and a step function for the two-dimensional DOS N For the flat band condition with Ψ s = 0, the Fermi energy E F is taken at mid-gap with E 0 c = 0.55 eV (considering a temperature-independent energy gap 1.1 eV for Si). Other parameters are the valley degeneracy g v = 2 and the effective mass m * = 0.19 m 0 (free-electron mass m 0 ). Finally, the equilibrium electron density n(Ψ s ) can be transposed to n(V GS ) using V GS = Ψ s + n(Ψ s )e/C ox [27] , for the sum of the semiconductor potential Ψ s and the voltage drop ne/C ox over the geometric gate capacitance C ox = k 0 /t EOT [F/m 2 ] supposing m = 1. 0 is the free-space permittivity, k = 3.9 the relative dielectric constant of SiO 2 , and t EOT = 3.7 nm the equivalent oxide thickness in case of GO2.
The calculated n(V GS ) data for a sharp band edge reveal the standard exponential dependence I D ∼ e eV GS /k B T , confirming the linear temperature dependence SS(T ) = ln 10 k B T /e. However, only using the Fermi-Dirac statistics is not enough to explain the experimentally observed saturation at low temperatures as shown in Fig. 1c .
To describe the saturation of SS at low temperatures, a broadened band edge [29] , [30] was added to the DOS in the form N 2D c e (E−Ec)/k B T0 for E < E c (inset in Fig. 2c ). The parameter k B T 0 quantifies the extent of the exponential tail resulting from, e.g., crystalline disorder, residual impurities, and strain, surface roughness, etc. Assuming a proportionality between I D (V GS ) and n(V GS ), the calculated I D (V GS ) is shown in Fig. 2a for different temperatures with T 0 = 35 K (resulting in k B T 0 = 3 meV). A saturation value SS(T ≤ T 0 ) = ln 10 k B T 0 /e = 6.9 mV/dec is obtained for m = 1 (see Fig. 2b ). The 3 meV tail was determined empirically to describe the experimental SS(4.3 K) of 7-8 mV/dec.
To compare with the model, the saturation values SS(T ) in the weak inversion measured at I D = 10 pA are plotted in Fig. 2c after normalization with the corresponding m 1,2 (for the values, see Fig. 1c ). It should be noted that the chosen c (E) for E < Ec. The product of f (E) and N 2D
c (E) for T < T 0 gives the distribution of occupied states with a maximum around E F . k B T 0 gives a good description of the experimental data for all studied MOSFETs. The obtained exponential extent for the band tail is comparable to that of 2-10 meV probed with Electron Spin Resonance on Si MOSFETs in [31] .
FD-SOI cryogenic back-biasing was already demonstrated to be efficient down to 4 K [32] . By using forward backbiasing (FBB), the conductive channel can be displaced towards the Si-BOX interface. Therefore, if the increase of D it was responsible for SS(T ) saturation, one would expect a significant difference in SS(I D ) profiles. However, the experimental data in Fig. 3a and 3b for an n-type device at 4.3 K reveal that SS(I D ) curves hardly change for V BACK up to 3 V, implying that the edge-broadened DOS cannot be explained with just D it at the Si-SiO 2 interface.
At the lowest temperatures, the measured SS(I D ) characteristics reveal an increased gate-voltage dependence (Fig. 1b) as compared to the constant SS(I D ) from our calculations (Fig. 2b) . This variation of SS(I D ) can also be modeled by including an energy dependence m(E) in the relation V GS (Ψ s ) = m(Ψ s )Ψ s + n(Ψ s )e/C ox , similarly to the description of the interface traps below the band edge with the additional capacitance C it in the introduction. In Fig. 3c the calculated SS(I D ) is shown for an exponential dependence m(E) ∼ e (E−Ec)/Em . A good agreement with the experimental data is found for a variation of m(E) from 1.14 to 1.34 with an empirically-determined energy range E m = 10 meV below E c . Regarding the physical reasoning behind the improved model which includes m(E), we note that not all the states in the band tail contribute to the transport [33] . Therefore, the V GS -induced occupation of states in the band tail influences both the subthreshold current due to mobile states and the efficiency of gate control via m(Ψ) because of trapped states. In our modeling, each of these contributions has its characteristic extent in energy below E c .
IV. CONCLUSION
To explain the generally observed saturation of SS at low temperature in FD-SOI MOSFETs, an exponential tail at the band edge is introduced yielding I D (V GS ) of the form e eV GS /k B T0 that replaces the usual temperature dependence e eV GS /k B T for T < T 0 . The determined T 0 = 35 K holds for all measured FD-SOI devices with long-and short-channel lengths for different oxide thickness and accurately describe the SS(T ) from 300 K down to 4.3 K. In addition, we address the problem of the increased cryogenic SS(V GS ) dependence at low temperatures and successfully model a nonconstant SS(I D ) profile below V T H by introducing an energydependent m(E) in the gate-control efficiency. Finally, our results indicate that the implementation of band-tail broadening could form an important technological parameter for the correct modeling of MOSFETs at low temperatures.
